1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
View more
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
搭建你的数字积木 数字电路与逻辑设计(Verilog HDL&Vivado版)
View more
搭建你的数字积木 数字电路与逻辑设计(Verilog HDL&Vivado版)
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
View more
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
System Verilog For Design
View more
System Verilog For Design
Языки VHDL и VERILOG в проектировании цифровой аппаратуры
View more
Языки VHDL и VERILOG в проектировании цифровой аппаратуры
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
View more
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
Design Through Verilog HDL
View more
Design Through Verilog HDL
Verilog Digital Design Synthesis
View more
Verilog Digital Design Synthesis
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
View more
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
Verilog HDL - A Guide To Digital Design And Synthesis
View more
Verilog HDL - A Guide To Digital Design And Synthesis
Verilog HDL - A Guide To Digital Design And Synthesis
View more
Verilog HDL - A Guide To Digital Design And Synthesis
FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version
View more
FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version
计算机原理与设计: —Verilog HDL版
View more
计算机原理与设计: —Verilog HDL版
Verilog Hardware Description Language. IEEE 1364
View more
Verilog Hardware Description Language. IEEE 1364
EDA技术实用教程——Verilog HDL版(第六版)
View more
EDA技术实用教程——Verilog HDL版(第六版)
Verilog HDL Synthesis A Practical Primer
View more
Verilog HDL Synthesis A Practical Primer