Verilog HDL数字集成电路设计原理与应用
View more
Verilog HDL数字集成电路设计原理与应用
EDA技术实用教程——Verilog HDL版(第六版)
View more
EDA技术实用教程——Verilog HDL版(第六版)
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
View more
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
View more
Verilog HDL 数字设计与综合 第二版 - Samir Palnitkar 著 夏宇闻 等译
Verilog HDL 硬件描述语言 第二版 - J. Bhasker 著 徐振林 等译
View more
Verilog HDL 硬件描述语言 第二版 - J. Bhasker 著 徐振林 等译
Hardware Verification with System VERILOG: An Object-Oriented Framework
View more
Hardware Verification with System VERILOG: An Object-Oriented Framework
Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog
View more
Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog
The Verilog PLI Handbook: A Users Guide and Comprehensive Reference on the Verilog Programming Language Interface
View more
The Verilog PLI Handbook: A Users Guide and Comprehensive Reference on the Verilog Programming Language Interface
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
View more
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
Analog Behavioral Modeling with the Verilog-A Language
View more
Analog Behavioral Modeling with the Verilog-A Language
Quickstart Practical Guide to Simulation & Synthesis in Verilog
View more
Quickstart Practical Guide to Simulation & Synthesis in Verilog
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
View more
Deepak Kumar Tala Verilog Tutorial (2003)(en)(123s)
IEEE Std 1364-2001: Verilog Hardware Description Language
View more
IEEE Std 1364-2001: Verilog Hardware Description Language
数字逻辑基础与Verilog设计 原书第3版
View more
数字逻辑基础与Verilog设计 原书第3版
System Verilog For Design
View more
System Verilog For Design